

PATENT NUMBER

U.S. UTILITY Patent Application

O.I.P.E.
PATENT DATE

	SCANNED CO.A. A.									
APF	PLICATION NO. 09/942328	CONT/PRIOR	CLASS 365 711	SUBCLASS	ART UNIT	EXAMINER H. Kim				
APPLICANTS	Padmanabha Venkitakrishnan Shankar Venkataraman Stuart Siu									
TITLE	Streamlined cache coherency protocol system and method for a multiple processor single chip device									

		ISSUING C	CLASSIFICATION					
ORIGINAL		CROSS REFERENCE(S)						
CLASS	SUBCLASS	CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)					
INTERNATIONAL CLASSIFICATION								
+++	· · · · · · · · · · · · · · · · · · ·							
++++								
			Continued on Issue Slip Inside File Jacket					

TERMINAL	DRAWINGS			CLAIMS ALLOWED	
└─J DISCLAIMER	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
☐ The term of this patent subsequent to (date)				NOTICE OF ALLOWANCE MAILED	
has been disclaimed.	(Assistant Examiner) (Date)				
The term of this patent shall	· .	+ <u></u>			
not extend beyond the expiration date of U.S Patent. No.	·		ISSUE FEE		
			Ī	Amount Due	Date Paid
	(Primary Ex	aminer)	(Date)		
The terminalmonths of this patent have been disclaimed.				ISSUE BATCH NUMBER	
una patent nave been disclaimed.	(Legal Instruments Examiner)		(Date)		
WARNING: The information disclosed herein may be restressession outside the U.S. Patent & Tradema	ricted. Unauthorized dis ark Office is restricted to	sclosure may be p authorized emplo	rohibited by the Ui	nited States Code Title 35	, Sections 122, 181 and 368
rm PTO-436A ev. 6/99)			FILED WITH:	DISK (CRF)	FICHE CD-RO